In modern parallel architectures, memory accesses represent a common bottleneck. Thus, optimizing the way applications access the memory is an important way to improve performance and energy consumption. Memory accesses are even more important with NUMA machines, as the access time to data depends on its location in the memory. Many efforts were made to develop adaptive tools to improve memory accesses at the runtime by optimizing the mapping of data and threads to NUMA nodes. However, theses tools are not able to change the memory access pattern of the original application, therefore a code written without considering memory performance might not benefit from them. Moreover, automatic mapping tools take time to converge towards the best mapping, losing optimization opportunities. A deeper understanding of the memory behavior can help optimizing it, removing the need for runtime analysis.
INTRODUCTION
Using memory on modern parallel shared-memory systems with a Non-Uniform Memory Access (NUMA) behavior is both trivial and extremely complex: an application is able to access the whole memory with the same interface, but to use it efficiently, the developer needs to take several performance factors into account, such as the cache hierarchy and the structure of the NUMA architecture [14] . NUMA machines are characterized by multiple memory controllers per system [3] , dividing the physical main memory into several NUMA nodes. Each node can access its local memory directly, but has to transfer data through an interconnection network to access memory on remote nodes. Current systems usually have one memory controller per socket, but architectures with multiple controllers per socket are becoming more common [2] . In NUMA systems, decisions about where to place the data that a parallel application uses have a significant impact on the overall performance, with most policies aiming at improving the locality of memory accesses [11] .
The optimal mapping of memory pages to NUMA nodes depends on the way an application accesses the memory. To improve the mapping without changing the application, several automatic tools were proposed [7, 8, 12, 32] . However, these tools have a runtime overhead as they need to analyze the application behavior during execution and lose opportunities for improvements during this training. Furthermore, they are not able to change the memory access pattern for additional improvements. Therefore, if the memory behavior is not designed for NUMA machines, their improvements might be limited. For instance, if all threads are accessing data from a single memory page, remote memory accesses will be triggered from all NUMA nodes but one, wherever the page is mapped. This kind of issue can only be solved by modifying the memory access behavior in the source code of the application, requiring a deep understanding of its behavior.
Several tools, such as Intel's VTune [33] and Performance Counter Monitor (PCM) [19] , the HPCToolkit [1] , and AMD's CodeAnalyst [16] , can be used to help the developer understand and improve the performance of parallel applications. However, these tools rely on hardware performance counters and can therefore provide only indirect and sampled information about the memory access behavior, through cache miss statistics, for example. Indeed, tracing the memory behavior is complex, as many instructions trigger at least one memory access. Several studies have addressed this problem using sampling [23, 31, 18] , and can find out what happens (remote accesses, cache misses . . . ), where (data structure, line of code), but not how data structures are accessed and shared by the different threads (which cause the remote accesses).
In this paper, we present TABARNAC 1 , a set of Tools for Analyzing the Behavior of Applications Running on NUMA ArChitectures. TABARNAC provides tools to trace and visualize the memory access behavior of parallel applications. More precisely, it helps to understand why performance issues occur by providing information on how data structures are accessed and shared by the different threads. Since it is based on memory accesses traces, TABARNAC has a very high accuracy while maintaining a reasonable overhead that enables the analysis of large applications. In an evaluation with several parallel applications, we show that relatively small code changes suggested by TABARNAC can substantially improve application performance.
The rest of this paper is organized as follows. In the next section, we discuss related work and compare it to our proposal. Section 3 presents the design and implementation of TABARNAC . Our evaluation methodology is outlined in Section 4. We show example analyses and performance improvements with TABARNAC using several parallel applications in Section 5. Finally, we present our conclusions and discuss ideas for future work in Section 6.
RELATED WORK
This section presents an overview of related work in the area of memory access profiling for parallel applications based on shared memory. We also discuss some mechanisms to improve performance on NUMA architectures.
Memory Profiling
Generic tools to evaluate parallel application performance, such as Intel's VTune [33] and Performance Counter Monitor (PCM) [19] , the HPCToolkit [1] , and AMD's CodeAnalyst [16] , provide only indirect information about the memory access behavior, more specific tools are therefore required to improve it.
Profiling memory behavior raise two major challenges. The first one is the collection of accurate and detailed information: performance counters provide precise and easy access to statistics about the CPU usage, but there are few such mechanisms for the memory. For a maximum level of detail, memory access traces need to be created. The second challenge is the amount of information that needs to be interpreted and presented to the developer. Memory access traces provide huge amounts of information on several dimensions: data structure, threads, access type (read/write), sharing, and time of access. Presenting them to the developer in a readable and meaningful way is therefore not trivial.
Data Collection
Several methods have been used to address the problem of data collection. A lot of studies deduce information from hardware performance counters [28, 20, 5, 36, 35, 10] , which are special registers that allow to record events such as cache misses and remote memory accesses. However, these counters only provide a partial view of the execution, they show events happening on the processor related to memory, but not what triggered them. Moreover, most available performance counters depend on the architecture, therefore it is hard to reproduce the same analysis on different machines with these tools.
Another approach used by several tools [23, 31, 25, 18] consists of using sampling mechanisms such as AMD's Instruction Based Sampling (IBS) [15] or Intel Precise Event Based Sampling (PEBS) [24] to analyze applications. Not only can sampling miss important events, leading to inaccurate characterizations, but these technologies are usually not portable and work only with a few recent architecture, therefore such tools can only be used in special circumstances.
Other studies uses hardware modification (with or without simulation) [4, 30] . Although they provide more efficient trace collection than tools implemented purely in software, they are even less portable. Finally, binary instrumentation can provide information about memory access behavior [9] , although this method is slower than the other previously described techniques, it is more portable and precise. Moreover, as we show in Section 5.3, an efficient instrumentation can provide an acceptable overhead.
Visualization
The second difficulty of memory analysis is to present the information in such a way that the developer can use it to improve the application. Some of the tools previously mentioned only provide a textual output [23, 31, 30] . Even if these tools highlight the most relevant informations, it is hard to get an overview of the memory behavior from such output. The developer might be presented with a huge amount of information and not be able to differentiate normal behaviors from problematic ones.
Other tools provide more advanced visualizations. For instance, Tao et al. [35] propose a detailed view of each memory page, showing the number of remote and local accesses from each NUMA node. Weyers et al. [36] depict the memory bandwidth between each pair of nodes, showing where the remote accesses occur. Other tools [10, 9, 5] provide several views of the execution, giving the ability to correlate them with the source code of applications, similar to traditional performance tools such as VTune. Although all these tools can help developers understand the kind of performance issues they are facing, they do not give the reason why a particular issue is happening, for instance by showing the distribution of memory accesses within data structures.
MemAxes [18] is one of the most advanced NUMA-oriented visualization tools. Figure 1 shows a screenshot of this tool on an example trace. It shows the source code of the application (left upper side), the NUMA hierarchy of the machine (right upper side) and a parallel coordinate graph (lower side) designed to help correlating information. Although this visualization is designed to help understanding NUMA performance issues, it shows which event occurs and where it occurs, but does not tell directly why it occurs. The user still has to correlate several pieces of information to guess 
Once the data collection phase is done, TABARNAC generates the visualization (as an HTML page), providing a summary of the trace through several plots 2 . The visualization aims at showing why performances issues related to memory occur, it therefore shows several plots helping to understand the importance of each data structure and how it is accessed. Each plot is introduced by an explanation of its presentation, what common issues it can help to understand and provides suggestions on how to fix these issues. The visualization starts with a small introduction, summarizing the main principles while developing for NUMA machines, and shows the hardware topology of the analyzed machine extracted with Hwloc [6] .
After the introduction, the visualization focuses on the usage of data structures. Some structures are not displayed if less than 0.01% of the total accesses happen on them. This is done to make the output more readable by focusing on the most important structures.
The first series of plots presents information concerning the relative importance of the data structures. It consists of two plots, showing first the size of each data structure, as in Figure 2(a) , then the number of reads and writes in each structure (Figure 2(b) ). These plots give a general idea of the structures used by the parallel application. Moreover, knowing the read/write behavior is very useful as it determines the possible optimizations. For instance, structures written only during initialization (or very rarely) can be relatively easily duplicated, such that each NUMA node works on a local copy.
The second series of plots is the most important one. It shows for each page of each structure which thread was responsible for the first touch (Figure 2(c) ). This information is important as the default policy for Linux and most other operating systems is to map a page as close as possible to the first thread accessing it. If the first touch distribution does not fit the actual access distribution, the default mapping performed by Linux might not be efficient. To address this issue, the developer can either correct the first touch or do some manual data mapping to ensure better memory access Finally, TABARNAC shows the density of accesses performed by each thread and the global distribution. In the example shown in Figure 3 , each horizontal line represents the number of accesses to one page, there is one line per thread and one for the average number of accesses. Moreover, for each thread the average number of accesses to the structure is displayed. Darker lines indicate more memory accesses to the page. This visualization gives an easy way to understand the data sharing between threads, as well as the balance between pages and threads. These plots can be used to identify inefficient memory access behaviors and to determine the best NUMA mapping policy.
EXPERIMENTAL SETUP
This section briefly discusses our experimental setup for the evaluation of TABARNAC .
We used two NUMA machines for our experiments, Turing and Idfreeze. The second machine was only used to compare the instrumentation overhead on Intel and AMD machines, all the other experiments ran on Turing. The hardware details are summarized in All applications use OpenMP for parallelization, they were compiled with gcc, version 4.6.3, with the -O2 optimization flag. Both analysis and performance evaluation are performed with 64 threads, which is the maximum number of threads that our main evaluation machine (Turing) can execute in parallel.
In the performance evaluation, we compare the following three traditional mapping policies to the version modified using the knowledge provided by TABARNAC . The original Linux kernel is our baseline for the experiments. We use an unmodified Linux kernel, version 3.13, with the first-touch policy. The NUMA Balancing mechanism is disabled in this baseline. The interleave policy is performed with the help of the numactl tool [22] . We also compare our results to the recently introduced NUMA Balancing technique [7] , which is executed with its default configuration.
For the plots presenting speedups, each configuration was executed at least 10 times. Each point shows the arithmetic mean of all runs. The error bars in those plots represent the standard error.
ANALYSIS AND RESULTS
This section presents the results of our analysis. For each application, we show its memory access behavior, discuss strategies to optimize this behavior and present the performance improvements that can be achieved.
Ondes3D
Ondes3D is the main numerical kernel of the Ondes3D application [17] . It simulates the propagation of seismic waves using a finite-differences numerical method. Ondes3D has a memory usage of 11.3Gib with the parameters used for the performance evaluation, and 0.7Gib for the analysis.
The analysis of the accesses distribution in Ondes3D (not displayed here) shows that each structure seems to be well distributed between the threads. However, for all structures, thread 0 is responsible for all first accesses, as we can see for vz0 in Figure 4 (a). Due to this pattern, if we run Ondes3D without any improved mapping policy, every page will be mapped to the NUMA node that executes the thread 0, resulting in mostly remote accesses for the other threads. An easy fix is to perform the initialization in parallel and to pin each thread on a different core, or to use the interleave policy. Such a modification results in the first touch distribution shown in Figure 4 We compare the performance of the modified version (First Touch) to the original (Base) version, running on the normal OS, with NUMA Balancing activated and with an Interleave policy. Figure 5 present the results of this evaluation. We can see that all methods improve the execution time compared to the OS, but NUMA Balancing provides less than 30% speedup, while the static mappings (Interleave and the modified code) increase performance by 60%. Indeed, with NUMA Balancing, all pages are initially mapped by the OS to the NUMA node of thread 0, and are only moved later on, after many remote accesses have already occurred, losing some optimization opportunities. This is a case where static mapping can be substantially better than automated tools. The Interleave policy provides a similar speedup as First Touch since it distributes the pages over the NUMA nodes at the beginning of the execution, but our tool shows clearly the cause of the performances issue.
The IS Benchmark
We executed TABARNAC on the benchmarks from the OpenMP implementation of the NAS Parallel Benchmark suite (NPB) [21] . Most of them have either a well balanced accesses pattern between the threads or a totally random accesses distribution. For all of them, the first touch fits exactly the access distribution. However, the analysis of IS caught our attention. IS sorts a set of integer numbers using a parallel bucket sort algorithm. According to the NAS website 3 , IS has a random memory access pattern, while we observed a very specific pattern. In this section we explain this pattern and how we used it to improve the performance of IS.
IS was executed with input class D for the performance evaluation, resulting in a memory usage of 33.5Gib, and class B for the analysis, with a memory usage of 0.25Gib.
The top of Figure 6 shows the original access distributions for the three main structures of IS. We can see that each structure has a different access pattern: key_array's (Figure 6(a) ) access distribution shows that each thread works on a different part of the structure, which permits automated tools perform an efficient data/thread mapping on it. On the other hand, key_buff2 (Figure 6(b) ) is completely shared by all threads. key_buff1's access distribution ( Figure 6(c) ) is the most interesting one. We can see that almost all accesses occur in pages in the middle of the structure (from page 500 to 1500), and those pages are shared by all threads. This means that the number of access per page for each thread follows a Gaussian distribution centered in the middle of the structure.
We can identify the source of this pattern in the IS source code. Indeed, all the accesses to key_buff1 are linear, except in one OpenMP parallel loop where they depend on the value of key_buff2.
As we noticed in Figure 6 (c) that the values of key_buff2 3 http://www.nas.nasa.gov/publications/npb.html follow a Gaussian distribution, we can design a distribution of the threads that provides both a good load balancing and locality of data. By default, OpenMP threads are scheduled dynamically to avoid unbalanced distribution of work, but the developers also propose a cyclic distribution of the threads over the loop. For our distribution, we split the loop into two equal parts and distribute each part among the threads in a round-robin way. This modification can be done by simply changing one line of code, the #pragma omp before the parallel loop.
With this code modification, we obtain the access distribution shown in the bottom of Figure 6 . We can see that now each thread accesses a different part of key_buff1. Furthermore, if most of the accesses still occur in the middle of the structure, the average number of access across the structure is the same for all threads, which means that our distribution preserves the good load balancing. Our modification has also changed key_buff2's accesses distribution. We can see that each thread uses mostly one part of the array and again the load balance is preserved.
The main point of our code modification is to improve the affinity between thread and memory, therefore we need to pin each thread on a core to keep them close to the data they access. TABARNAC also shows us that the first touch is always done by the thread actually using the data for IS, therefore we do not need to explicitly map the data to the NUMA nodes.
We compare the execution time of IS (class D) for the three scheduling methods, Dynamic, Cyclic with a step of 1 and Cyclic-Split: cyclic with the proposed distribution. For the two first methods, we compare the execution time on the base operating system, the interleave policy and with NUMA balancing enabled. As we map threads manually, interleave and NUMA Balancing are not relevant with our modifications and are therefore not evaluated. Figure 7 shows the speedup of IS compared to the default version (Dynamic) for each scheduling method and for each optimization technique. The first thing to notice is that with the default Dynamic scheduling, both Interleave and NUMA Balancing slow the application down, by up to 10%. This shows that simple optimization policies can actually reduce performance for NUMA-unaware code. The Cyclic scheduling, proposed in the original code, already provides up to 13% of speedup. We can see that both interleave and NUMA Balancing are not suitable for this scheduling, since they reduce the performance gains. The Cyclic-Split version provides more than 20% of speedup with a very small code modification. This example shows how analyzing an application's memory behavior can lead to significant execution time improvement on an already optimized application where automatic techniques can actually slow the application down.
Overhead Analysis
Our last experiment aims at evaluating the instrumentation cost of TABARNAC . To do so, we executed all of the NAS Parallel Benchmarks in class B with 64 threads on both evaluation systems and compared the original execution time to the execution time with instrumentation enabled.
As we can see in Figure 8 , on the Intel machine, the instrumentation slows the execution down by a factor from 10 to 30. On the AMD machine, the overhead is almost always higher, and for pathological cases, is two to three times slower than on the Intel machine. Although this overhead is not negligible, we have to consider the fact that often we can instrument smaller versions of the applications, as we focus on the general behavior. Moreover our method is more precise than sampling and thus one run is often enough. Finally, as our analysis is designed to be used during the development phase and at runtime in an automated tool, we consider that this overhead is acceptable. 
Summary of Results
Our experiments have highlighted the fact that although automated tools such as NUMA Balancing can be efficient, in some cases they result in performance losses. Moreover, although simple static mapping policies can result in substantial improvements, the best policy depends on the memory accesses behavior of the parallel application. Therefore, it is necessary to understand this behavior to select the most appropriate mapping policy.
Our tools and methodology enables developers and users to achieve performance improvements in two ways. First, by providing a deep understanding of the memory access behavior, it enables the user to find the best mapping policy. Second, this knowledge can be used to identify and fix inefficient memory behavior. Our experiments showed that both situations result in significant performance gains.
CONCLUSIONS AND FUTURE WORK
In this paper, we presented TABARNAC , a set of tools to analyze and optimize the memory behavior of parallel applications running on NUMA machines. We provide a custom memory tracer based on the Pin dynamic binary instrumentation tool which records the number of memory reads and writes performed by all threads for each data structure. The advantage of instrumentation is that it is the most accurate and portable way to generate memory traces. Despite the overhead caused by the instrumentation, our tool is efficient enough to analyze even huge applications in a reasonable time.
While other tools show how many remote access are triggered by which NUMA node, line of code or data structure, we provide information on how data structures are accessed. This information allows the user to understand why performance issues occur. TABARNAC presents this information through several meaningful yet readable plots. Each plot is preceded by explanations on how to read it, what kind of memory access issues it can help to identify and how to solve them.
We analyzed two parallel applications with TABARNAC : Ondes3D, a real life application that simulates seismic waves, and IS from the NAS Parallel Benchmarks which is known for being memory intensive with a random memory access pattern. For both applications, TABARNAC helped us understand their performance issues. Using this knowledge, we proposed simple code modifications to optimize the memory behavior resulting, for each application, in significant speedups compared to the original version (up to 60% speedup) Improvements were also substantially higher than those provided by automated tools.
Future work will move in two directions. First, we will improve the structure detection support to be able to analyze Fortran programs, as many scientific applications are written in Fortran. Second, we will improve the detection of inefficient memory access behavior, such as an all-to-all sharing, to make the analysis partly automatic.
